The main contribution of this paper is to facilitate the testbench development task as it presents an automatic random test bench generator tool, VerTGen, for Verilog models. VerTGen has a user ...