Latch-up free bulk CMOS ICs can be fabricated using the butted layout design rules, which can eliminate costly hardness assurance measures such as 100 % screening.

Abstract: This paper presents a software program for automatic circuit and chip synthesis. The proposed program is suitable for automatic design and Layout generation for the repeated modules circuits ...