This repository stores a verilog description of dual clock FIFO. A FIFO is a convenient circuit to exchange data between two clock domains. It manages the RAM addressing internally, the clock domain ...

These modules can be edited by users to define additional functionality and test protocol schemes, or may be used as-is to test network parameters and topologies. If you wish to make your own edits to ...