The generic design of FIFO must undergo verification process for detection bugs occurred in system. This research process aims to develop FIFO by Verilog function. The verification process provide ...