Abstract: High-speed ADC front-ends in wireline receivers allow for implementing flexible, complex, and robust equalization in the digital domain, as well as easily supporting bandwidth-efficient ...

This allows a direct detection of the clock from the signal. Frequent returns to this additional peak level are used to determine the signal strength at the receiver. The paper presents a very compact ...