Latch-up free bulk CMOS ICs can be fabricated using the butted layout design rules, which can eliminate costly hardness assurance measures such as 100 % screening.